
INTEGRATED CIRCUITS



Product specification Supersedes data of 1994 Sep 27 IC23 Data Handbook

1998 Feb 19



74LVT2952

FEATURES

- 8-bit registered transceiver
- Independent registers for A and B buses
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up reset
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The LVT2952 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT2952 device is an 8-bit registered transceiver. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses.

Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable (\overline{CEXX}) is Low. The data is then present at the 3-State output buffers, but is only accessible when the Output Enable (\overline{OEXX}) is Low. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay CPBA to An or CPAB to Bn	$C_{L} = 50 pF; V_{CC} = 3.3 V$	3.1 3.8	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } 3.0V$	4	pF
C _{I/O}	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0V \text{ or } 3.0V$	8	pF
I _{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6V$	0.13	mA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic SOL	-40°C to +85°C	74LVT2952 D	74LVT2952 D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74LVT2952 DB	74LVT2952 DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVT2952 PW	7LVT2952PW DH	SOT355-1


PIN CONFIGURATION

8		
B7 [1 B6 [2 B5 [3 B4 [2 B3 [5 B2 [6]		24 V _{CC} 23 A7 22 A6 21 A5 20 A4 19 A3
B1 7 B0 8 OEAB 9		18 A2 17 A1 16 A0
CPAB 1 CEAB 1 GND 1	0	15 ОЕВА 14 СРВА 13 СЕВА
	SV000)36


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
10, 14	CPAB / CPBA	Clock input A to B / Clock input B to A
11, 13	CEAB / CEBA	Clock enable input A to B / Clock enable input B to A
16, 17, 18, 19, 20, 21, 22, 23	A0 – A7	Data inputs/outputs (A side)
8, 7, 6, 5, 4, 3, 2, 1	B0 – B7	Data outputs/outputs (B side)
9, 15	OEAB / OEBA	Output enable inputs
12	GND	Ground (0V)
24	V _{CC}	Positive supply voltage

74LVT2952



LOGIC DIAGRAM



FUNCTION TABLE for Register An or Bn

	NPUTS		INTERNAL	OPERATING
An or Bn	CPXX	CEXX	Q	MODE
Х	Х	Н	NC	Hold data
L H	$\uparrow \\ \uparrow$	L	L H	Load data

H = High voltage level

1998 Feb 19

XX = AB or BA

FUNCTION TABLE for Output Enable

INPUTS	INTERNAL	An or Bn	OPERATING
OEXX	Q	OUTPUTS	MODE
Н	Х	Z	Disable outputs
L	L H	L H	Enable outputs

H = High voltage level

L = Low voltage level

X = Don't care

XX = AB or BA

Z = High impedance "off" state

⁼ Low voltage level L

⁼ Low-to-High transition ſ

X = Don't care

74LVT2952

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V ₁ < 0	-50	
VI	DC input voltage ³		-0.5 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
		Output in High state	-64	
IOUT	DC output current	Output in Low state	128	- mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the 1. device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction 2.

The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STMBOL		MIN	MAX	UNIT
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage		5.5	V
V _{IH}	High-level input voltage			V
V _{IL}	Low-level Input voltage		0.8	V
I _{ОН}	High-level output current		-32	mA
	Low-level output current		32	mA
I _{OL}	Low-level output current; current duty cycle \leq 50%, f \geq 1kHz		64	ША
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range		+85	°C

DC ELECTRICAL CHARACTERISTICS

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp	85°C		
				MIN	TYP ¹	TYP ¹ MAX	
VIK	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$			-0.9	-1.2	V
		$V_{CC} = 2.7$ to 3.6V; $I_{OH} = -100\mu A$		V _{CC} -0.2	V _{CC} -0.1		
V _{OH}	High-level output voltage	V _{CC} = 2.7V; I _{OH} = -8mA		2.4	2.5		V
		V _{CC} = 3.0V; I _{OH} = -32mA		2.0	2.2		1
		$V_{CC} = 2.7V; I_{OL} = 100\mu A$			0.1	0.2	
		V _{CC} = 2.7V; I _{OL} = 24mA			0.3	0.5	1
V _{OL}	Low-level output voltage	$V_{CC} = 3.0V; I_{OL} = 16mA$ $V_{CC} = 3.0V; I_{OL} = 32mA$ $V_{CC} = 3.0V; I_{OL} = 64mA$			0.25	0.4	V
					0.3	0.5	
					0.4	0.55	1
V _{RST}	Power-up output low voltage ⁵	V_{CC} = 3.6V; I _O = 1mA; V _I = GND or V _{CC}			0.13	0.55	V
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$	0		±0.1	±1.0	
		V _{CC} = 0 or 3.6V; V _I = 5.5V	Control pins		1	10	μΑ
I _I	Input leakage current	$V_{CC} = 3.6V; V_1 = 5.5V$			1	20	
		$V_{CC} = 3.6V; V_1 = V_{CC}$	I/O Data pins4		0.1	1.0	
		$V_{CC} = 3.6V; V_1 = 0$			-1	-5.0	1
I _{OFF}	Output off current	$V_{CC} = 0V$; V_{I} or $V_{O} = 0$ to 4.5V			1	±100	μA
		$V_{CC} = 3V; V_1 = 0.8V$		75	150		
I _{HOLD}	Bus Hold current A inputs ⁶	$V_{CC} = 3V; V_1 = 2.0V$		-75	-150		μΑ
		$V_{CC} = 0V$ to 3.6V; $V_{CC} = 3.6V$		±500			
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	$V_0 = 5.5V; V_{CC} = 3.0V$			60	125	μA
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GND$ or V_{CC} ; $OE/OE = Don't$ care			±1	±100	μA
I _{CCH}		V_{CC} = 3.6V; Outputs High, V_I = GND or V_{CC} , I_O = 0			0.13	0.19	
I _{CCL}	Quiescent supply current	V_{CC} = 3.6V; Outputs Low, V_I = GND or V_{CC} , I_O = 0			3	12	mA
I _{CCZ}		V_{CC} = 3.6V; Outputs Disabled; V_{I} = GND	$V_{CC} = 3.6V$; Outputs Disabled; $V_I = GND$ or V_{CC} , $I_O = 0$		0.13	0.19	1
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} – 0. Other inputs at V_{CC} or GND	6V,		0.1	0.2	mA

NOTES:

All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
This is the increase in supply current for each input at V_{CC} = 0.6V.
This parameter is valid for any V_{CC} between 0V and 1.3V with a transition time of up to 10msec. From V_{CC} = 1.3V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
Unused pins at V_{CC} or GND.

5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

6. This is the bus hold overdrive current required to force the input to the opposite logic state.

74LVT2952

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$, $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

				LI	MITS		
SYMBOL	PARAMETER	WAVEFORM	$V_{CC} = 3.3V \pm 0.3V \qquad \qquad V_{CC} = 2.7V$		V _{CC} = 2.7V	UNIT	
			MIN	TYP ¹	MAX	МАХ	
f _{MAX}	Maximum clock frequency	1	150	200			MHz
t _{PLH} t _{PHL}	Propagation delay CPBA to An, CPAB to Bn	1	1.3 1.8	3.1 3.8	6.1 6.0	7.1 6.9	ns
t _{PZH} t _{PZL}	Output enable time OEBA to An, OEAB to Bn	3 4	1.0 1.2	3.4 3.6	5.6 6.5	6.7 8.0	ns
t _{PHZ} t _{PLZ}	Output disable time OEBA to An, OEAB to Bn	3 4	1.0 1.6	3.7 3.4	6.3 5.1	6.9 5.3	ns

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.


AC SETUP REQUIREMENTS

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$, $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.


				LIMITS		
SYMBOL	PARAMETER	WAVEFORM	V _{CC} = 3.3	$3V \pm 0.3V$	V _{CC} = 2.7V	UNIT
			MIN	TYP ¹	MIN	
t _s (H) t _s (L)	Setup time An to CPAB or Bn to CPBA	2	2.5 2.5	1 1	2.8 3.0	ns
t _n (H) t _n (L)	Hold time An to CPAB ro Bn to CPBA	2	1.5 2.5	-0.5 -0.5	0.7 2.6	ns
t _s (H) t _s (L)	Setup time CEAB to CPAB or CEBA to CPBA	2	0.9 2.4	0.3 -0.3	0.8 2.7	ns
t _n (H) t _n (L)	Hold time CEAB to CPAB or CEBA to CPBA	2	1.5 2.5	0.3 0	0.7 2.6	ns
t _W (H) t _W (L)	CPAB or CPBA pulse width High or Low	1	3.3 3.3	1 1	3.3 3.3	ns

AC WAVEFORMS


 V_{M} = 1.5V, V_{IN} = GND to 2.7V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Data Setup and Hold Times




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level






Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level





R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

SV00092

SO24: plastic small outline package; 24 leads; body width 7.5 mm









DIMENS	IONS (i	nch dim	ension	s are de	erived fr	om the	origina	l mm di	imensio	ns)								
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	У	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8 ⁰
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFEF	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT137-1	075E05	MS-013AD				-95-01-24 97-05-22
SOT137-1	075E05	MS-013AD				


SOT137-1


74LVT2952

А

Х

= v 🕅 A





Product specification

74LVT2952

3.3V LVT octal registered transceiver (3-State)

NOTES

11

74LVT2952

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-03546

Let's make things better.



